xzb
|
2e1e393987
|
signal dcxh
|
2023-10-09 10:07:48 +08:00 |
|
xzb
|
14b3521057
|
signal dcxh
|
2023-10-09 10:06:01 +08:00 |
|
xzb
|
07978de264
|
signal 3xh4
|
2023-10-08 18:03:07 +08:00 |
|
xzb
|
660465478c
|
signal 3xh3
|
2023-10-08 17:19:50 +08:00 |
|
xzb
|
4a15ff21f3
|
signal 3xh2
|
2023-10-08 16:48:10 +08:00 |
|
xzb
|
3424cee0d6
|
signal 3xh1
|
2023-10-08 16:03:36 +08:00 |
|
xzb
|
56e36c1c6f
|
signal 3xh1
|
2023-10-08 16:00:05 +08:00 |
|
xzb
|
545027d0c3
|
signal 2xh1
|
2023-10-08 13:59:15 +08:00 |
|
xzb
|
964f697409
|
Merge branch 'master' of https://git.code.tencent.com/jl-framework/rtss_simulation
|
2023-10-08 13:11:55 +08:00 |
|
xzb
|
b12b050f5a
|
signal 2xh1
|
2023-10-08 13:11:34 +08:00 |
|
|
|
3a6da100d4
|
bug修复
|
2023-10-08 10:28:50 +08:00 |
|
|
|
6444007ba2
|
修改继电器接口bug
|
2023-10-08 10:26:24 +08:00 |
|
|
|
6a6d0657ca
|
添加继电器控制接口
|
2023-10-08 09:59:59 +08:00 |
|
|
|
a60a390708
|
修改断相保护器实体创建bug
|
2023-10-07 17:03:34 +08:00 |
|
|
|
9faf98f1eb
|
添加计数器系统
断相保护器逻辑修改
转辙机电路代码整理
|
2023-10-07 17:00:36 +08:00 |
|
|
|
665adde46e
|
修改总定/反表更新bug
|
2023-10-07 15:27:50 +08:00 |
|
|
|
3b5b62f00d
|
修改转辙机电路逻辑bug
修改继电器缓放bug
|
2023-10-07 15:19:03 +08:00 |
|
|
|
46a3618e22
|
修改继电器实体构建，添加偏极继电器构建
|
2023-10-07 14:47:14 +08:00 |
|
|
|
26dd2c9127
|
Merge branch 'master' of https://git.code.tencent.com/jl-framework/rtss_simulation
|
2023-10-07 14:37:22 +08:00 |
|
|
|
3f221808c5
|
修改电路和转辙机控制逻辑
|
2023-10-07 14:37:18 +08:00 |
|
|
|
6a6bd7ec7e
|
删除公里标坐标系转换的限制
|
2023-10-07 14:19:46 +08:00 |
|
|
|
18b790eb15
|
修改1DQJ励磁逻辑bug
修改切断继电器励磁逻辑bug
|
2023-10-07 13:37:05 +08:00 |
|
|
|
32ec383b13
|
修改切断继电器保持电路计时bug
|
2023-10-07 13:21:41 +08:00 |
|
|
|
41e22bd7bf
|
修改ZDJ9双机电路切断继电器保持电路实现方式
|
2023-10-07 11:16:24 +08:00 |
|
|
|
0744081d90
|
道岔位置组件添加定表、反表字段和更新逻辑
修改道岔电路1DQJ励磁逻辑
|
2023-10-07 10:56:56 +08:00 |
|
|
|
97eacebceb
|
Merge branch 'master' of https://git.code.tencent.com/jl-framework/rtss_simulation
|
2023-10-07 09:46:54 +08:00 |
|
|
|
341bbcc05d
|
修改道岔定/反操驱动接口
|
2023-10-07 09:46:50 +08:00 |
|
|
|
48e34d673e
|
修改实体构建问题
创建仿真时添加绑定系统
|
2023-09-28 18:20:53 +08:00 |
|
|
|
fb8df164f9
|
创建道岔实体如果数据错误直接panic
|
2023-09-28 17:46:42 +08:00 |
|
|
|
33aca5ef48
|
添加获取对象实体方法
|
2023-09-28 17:18:23 +08:00 |
|
|
|
fb39939e3b
|
添加道岔位置根据转辙机位置更新的系统
|
2023-09-28 16:36:25 +08:00 |
|
|
|
04b1e2b6d7
|
Merge branch 'master' of https://git.code.tencent.com/jl-framework/rtss_simulation
|
2023-09-28 15:38:26 +08:00 |
|
|
|
4d914eb66e
|
修改获取WorldData单例组件bug
|
2023-09-28 15:38:18 +08:00 |
|
weizhihong
|
b8db4336fb
|
Merge branch 'master' of https://git.code.tencent.com/jl-framework/rtss_simulation
|
2023-09-28 14:57:59 +08:00 |
|
weizhihong
|
2f79758a3f
|
【修改公里标转换逻辑】
|
2023-09-28 14:57:51 +08:00 |
|
|
|
fe214fd3bc
|
Merge branch 'master' of https://git.code.tencent.com/jl-framework/rtss_simulation
|
2023-09-28 14:34:09 +08:00 |
|
|
|
d3a187e00f
|
添加创建仿真
完善仿真实体加载
|
2023-09-28 14:34:00 +08:00 |
|
weizhihong
|
6deb5e61e6
|
Merge branch 'master' of https://git.code.tencent.com/jl-framework/rtss_simulation
|
2023-09-28 14:22:30 +08:00 |
|
weizhihong
|
fe9499cfcd
|
【增加坐标转换】
|
2023-09-28 14:22:21 +08:00 |
|
|
|
d36ba6fc7d
|
增加断相保护器模型及相关构建逻辑
|
2023-09-28 14:10:15 +08:00 |
|
xzb
|
01d9b274dc
|
psd
|
2023-09-28 11:32:02 +08:00 |
|
xzb
|
e0bcb22435
|
psd
|
2023-09-28 10:58:01 +08:00 |
|
xzb
|
af36695fdf
|
Merge branch 'master' of https://git.code.tencent.com/jl-framework/rtss_simulation
|
2023-09-28 09:25:35 +08:00 |
|
xzb
|
27b52d7ab1
|
fmt
|
2023-09-28 09:25:17 +08:00 |
|
weizhihong
|
d743f0be7c
|
Merge branch 'master' of https://git.code.tencent.com/jl-framework/rtss_simulation
|
2023-09-28 09:20:36 +08:00 |
|
weizhihong
|
634866e55d
|
【增加获取物理道岔方法】
|
2023-09-28 09:20:28 +08:00 |
|
|
|
f71c3092d8
|
Merge branch 'master' of https://git.code.tencent.com/jl-framework/rtss_simulation
|
2023-09-27 18:39:26 +08:00 |
|
|
|
c56feb3bdf
|
道岔电路驱动系统实现
仿真单例组件定义（暂定）
仿真道岔相关实体构建（未完）
|
2023-09-27 18:39:18 +08:00 |
|
weizhihong
|
660b6a6797
|
Merge branch 'master' of https://git.code.tencent.com/jl-framework/rtss_simulation
|
2023-09-27 17:12:27 +08:00 |
|
weizhihong
|
cafec76de9
|
【增加获取继电器状态方法】
|
2023-09-27 17:12:15 +08:00 |
|
